image
image
user-login
Patent search/

Vedic-Mathematics based Effective High- Speed and Low Power Multiplier Architecture using for DSP Application

Patent Search in India

  • tick

    Extensive patent search conducted by a registered patent agent

  • tick

    Patent search done by experts in under 48hrs

₹999

₹399

Talk to expert

Vedic-Mathematics based Effective High- Speed and Low Power Multiplier Architecture using for DSP Application

ORDINARY APPLICATION

Published

date

Filed on 22 January 2022

Patent Information

Application ID202241003733
Date of Application22/01/2022

Documents

NameDate
202241003733-COMPLETE SPECIFICATION [22-01-2022(online)].pdf22/01/2022
202241003733-DECLARATION OF INVENTORSHIP (FORM 5) [22-01-2022(online)].pdf22/01/2022
202241003733-DRAWINGS [22-01-2022(online)].pdf22/01/2022
202241003733-FORM 1 [22-01-2022(online)].pdf22/01/2022
202241003733-FORM-9 [22-01-2022(online)].pdf22/01/2022
202241003733-POWER OF AUTHORITY [22-01-2022(online)].pdf22/01/2022
202241003733-REQUEST FOR EARLY PUBLICATION(FORM-9) [22-01-2022(online)].pdf22/01/2022
earn

Refer a friend