Consult an Expert
Trademark
Design Registration
Consult an Expert
Trademark
Copyright
Patent
Infringement
Design Registration
More
Consult an Expert
Consult an Expert
Trademark
Design Registration
Login
Patent search/
IMPLEMENTATION OF MULTI-BIT ERROR DETECTION AND CORRECTION USING LOW-DENSITY PARITY-CHECK CODES
Patent Search in India
Extensive patent search conducted by a registered patent agent
Patent search done by experts in under 48hrs
₹999
₹399
Talk to expert
Abstract
Information
Inventors
Applicants
Specification
Documents
IMPLEMENTATION OF MULTI-BIT ERROR DETECTION AND CORRECTION USING LOW-DENSITY PARITY-CHECK CODES
ORDINARY APPLICATION
Published
Filed on 26 July 2023
Patent Information
| Application ID | 202341050293 |
| Date of Application | 26/07/2023 |
Documents
| Name | Date |
|---|---|
| 202341050293-COMPLETE SPECIFICATION [26-07-2023(online)].pdf | 26/07/2023 |
| 202341050293-DECLARATION OF INVENTORSHIP (FORM 5) [26-07-2023(online)].pdf | 26/07/2023 |
| 202341050293-DRAWINGS [26-07-2023(online)].pdf | 26/07/2023 |
| 202341050293-FORM 1 [26-07-2023(online)].pdf | 26/07/2023 |
| 202341050293-FORM-9 [26-07-2023(online)].pdf | 26/07/2023 |
| 202341050293-REQUEST FOR EARLY PUBLICATION(FORM-9) [26-07-2023(online)].pdf | 26/07/2023 |
| 202341050293-STATEMENT OF UNDERTAKING (FORM 3) [26-07-2023(online)]-1.pdf | 26/07/2023 |
