A SWITCHED CAPACITOR MULTI-LEVEL INVERTER TOPOLOGY WITH DOUBLE BOOSTING ABILITY

Abstract

Disclosed is a multilevel inverter (100) comprising a direct current (DC) source (102), a diode (104), and a plurality of switching circuits (106a-106f). The DC source (102) is configured to provide an input DC voltage such that a DC current flows in the multilevel inverter (100). The diode (104) is configured to facilitate flow of the DC current in one direction in the multilevel inverter (100). The plurality of switching circuits (106a-106f) are configured in the multilevel inverter (100) such that a pair of switching circuits from the plurality of switching circuits (106a-106f) are configured to operate in a complementary pattern. The plurality of switching circuits (106a-106f) regulates flow of the DC current in the multilevel inverter (100).

Specification

Description:TECHNICAL FIELD
The present disclosure relates generally to inverter. More particularly, the present disclosure relates to a switched capacitor multi-level inverter topology with double boosting ability.

BACKGROUND
Multilevel inverters (MLIs) have long faced challenges in industrial applications due to their high number of components, large size, and high cost, all of which are compounded by their control complexity. To mitigate these issues, researchers have been focusing on the development of reduced switch count (RSC) MLIs. However, as the number of levels in these inverters increases, so does the need for additional components like switches, driver circuits, isolation circuits, heat sinks, and protective features. These additions not only escalate the overall size and complexity of the inverter but also drive up its cost, making it less attractive for widespread market use.
In the context of solar photovoltaic systems, which typically generate low voltages, voltage boosting is necessary for integration with low- and medium-power applications. Switched capacitor (SC)-based multilevel inverter topologies with boosting capabilities present a promising solution for these low-voltage systems. In SCMLI architectures, capacitors charge and discharge in both parallel and series configurations with the DC input supply, thereby simplifying system control. This configuration allows for self-balancing of the capacitor voltage without requiring auxiliary control techniques, making SCMLIs an efficient option for voltage-boosting applications.
Reduced-switch multilevel inverters, such as 5-level inverters, offer several advantages over their higher-level counterparts. These include lower switching losses, reduced electromagnetic interference, and better output waveform quality. However, they also introduce challenges. For instance, as the number of levels increases, the complexity of designing inverters with a reduced component count also rises. Higher-level inverters generally improve output quality, but this comes at the cost of greater design difficulty and complexity.
Among the key challenges associated with reduced-switch 5-level inverters are harmonic distortion and control strategies. Higher-level inverters tend to produce fewer low-order harmonics compared to traditional two-level inverter topologies, leading to better overall performance. However, achieving minimal distortion requires careful selection of the modulation index for switching. Additionally, control strategies for these inverters are often complex due to the reduced switch topology. This complexity calls for simple yet effective control schemes, as traditional algorithms may not be suitable for this advanced design.
Other important considerations for reduced-switch inverters include modulation techniques, component stress, and efficiency. The selection of a suitable modulation technique is crucial to balancing switching losses, harmonic content, and output quality. Furthermore, reduced-switch designs may increase voltage stress on components like power switches and capacitors, potentially affecting their reliability and lifespan. Achieving high efficiency requires careful balancing of multiple factors such as switching and conduction losses. Moreover, while reduced-switch designs can lower costs by minimizing component count, expenses may still rise due to the need for sophisticated control algorithms and high-voltage-rated components. The introduction of a novel 5-level switched capacitor double-gain multilevel inverter (SCDG-MLI) aims to address these challenges by reducing component count and simplifying design, while still maintaining efficiency and reliability.
Thus, there is a need for a technical solution that overcomes the aforementioned problems of conventional multilevel inverters.

SUMMARY
Disclosed is a multilevel inverter. Specifically, a 5-level Switched Capacitor Double Gain Multilevel Inverter (SCDG-MLI) circuit. This type of inverter is typically designed to address some of the key challenges associated with traditional multilevel inverters (MLIs), including reducing component count, complexity, and stress across switches, while simultaneously providing higher voltage gain.
The inverter/circuit has following components/features:
Switched Capacitor Unit: The Switched Capacitor Unit includes two main components: Capacitor (C) and two transistors (T1, T2) arranged in a switched configuration. There is also a diode (D) to control current flow. This unit serves the purpose of boosting the voltage and generating multiple voltage levels through the controlled charging and discharging of the capacitor.
H-Bridge or Full-Bridge Inverter: The right side of the circuit has six transistors (T3, T4, T5, T6) and a load represented by a resistor (R) and an inductor (L), likely forming an H-bridge. The H-bridge is responsible for inverting the DC voltage and generating the AC output across the load, which, in this case, is capable of creating 5 distinct voltage levels.
Working Principle:
Voltage Level Generation: The Switched Capacitor Unit (SCU) operates to step up the DC input voltage VdcV{dc}Vdc using the charge/discharge cycles of the capacitor CCC. This allows for a double gain in the output voltage, meaning the inverter can produce output voltage levels higher than the input voltage without needing an external transformer.
Multilevel Output: The combination of the switched capacitor unit with the H-bridge enables the generation of five voltage levels. This can be achieved by controlling the states of the switches (T1-T6) in such a way that the output voltage across the load fluctuates between levels like +2Vdc, +Vdc, 0, -Vdc, and -2Vdc.
Reduced Component Count: One of the primary advantages of this configuration is the reduced number of components (like switches and capacitors) compared to traditional multilevel inverters that would otherwise require more switches, diodes, and capacitors to achieve the same voltage levels.
Advantages of the SCDG-MLI:
Reduced Component Count: This design uses fewer power electronics components (transistors and diodes) to achieve the same voltage levels as other MLIs, minimizing the overall system size and complexity.
Double Voltage Gain: The use of a switched capacitor unit allows for voltage boosting, eliminating the need for a separate transformer or step-up converter, which reduces the system's cost and size.
Lower Stress on Switches: In traditional multilevel inverters, high voltage stress across the switches is a common issue. This design, due to the multilevel nature of the output, reduces the voltage stress on individual transistors, extending their lifespan and improving efficiency.
High Efficiency: By using fewer components and optimizing the switching arrangement, the overall efficiency of the inverter improves. The lower switching losses and reduced stress on components lead to higher power conversion efficiency.
Compact and Cost-Effective: The reduction in component count directly translates into a more compact system, which is beneficial for applications where space and weight are constraints. This also lowers the manufacturing and operational costs.
Application Scenarios: Renewable Energy Systems: The SCDG-MLI could be used in solar or wind energy conversion systems where high voltage gain and efficient DC-to-AC conversion are required.
Electric Vehicles (EVs): In electric vehicle powertrains, multilevel inverters are used for efficient motor control, and this design could offer a more compact and efficient solution.
Uninterruptible Power Supplies (UPS): In UPS systems, multilevel inverters are used to generate high-quality AC output with reduced harmonic distortion.
The 5-level switched capacitor double gain multilevel inverter (SCDG-MLI) provides a compact, efficient, and cost-effective solution for generating multilevel AC outputs with fewer components and reduced voltage stress. This design is well-suited for applications requiring high-efficiency power conversion, such as renewable energy systems, electric vehicles, and other high-power electronics.

BRIEF DESCRIPTION OF DRAWINGS
The above and still further features and advantages of aspects of the present disclosure becomes apparent upon consideration of the following detailed description of aspects thereof, especially when taken in conjunction with the accompanying drawings, and wherein:
FIG. 1 illustrates a schematic view of a multilevel inverter, in accordance with an embodiment of the present disclosure;
FIG. 2 illustrates various modes of operation of the 5 level SCDG MLI topology of the multilevel inverter, in accordance with an embodiment of the present disclosure;
FIG. 3 shows the waveform of four carrier waves and one reference wave for the IPD-PWM control technique, in accordance with an embodiment of the present disclosure;
FIG. 4 shows a schematic view of a discharging path of the 5 level SCDG MLI topology of the inverter, in accordance with an embodiment of the present disclosure;
FIG. 5 shows a graphical representation of an output voltage, an input voltage, and a capacitor voltage, in accordance with an embodiment of the present disclosure;
FIG. 6 shows a graphical representation of a load voltage and current value under different loads, in accordance with an embodiment of the present disclosure;
FIG. 7 shows a graphical representation of a load voltage and current value under different value of MI, in accordance with an embodiment of the present disclosure;
FIG. 8 shows a graphical representation of a load voltage and a current value at 50V and 100 input voltage with MI=0.9, in accordance with an embodiment of the present disclosure;
FIG. 9 shows a graphical representation of a capacitor voltage and current, in accordance with an embodiment of the present disclosure; and
FIG. 10 shows a block diagram of an apparatus, in accordance with an embodiment of the present disclosure.
To facilitate understanding, like reference numerals have been used, where possible, to designate like elements common to the figures.

DETAILED DESCRIPTION
Various aspects of the present disclosure provide a switched capacitor multi-level inverter topology with double boosting ability. The following description provides specific details of certain aspects of the disclosure illustrated in the drawings to provide a thorough understanding of those aspects. It should be recognized, however, that the present disclosure can be reflected in additional aspects and the disclosure may be practiced without some of the details in the following description.
The various aspects including the example aspects are now described more fully with reference to the accompanying drawings, in which the various aspects of the disclosure are shown. The disclosure may, however, be embodied in different forms and should not be construed as limited to the aspects set forth herein. Rather, these aspects are provided so that this disclosure is thorough and complete, and fully conveys the scope of the disclosure to those skilled in the art. In the drawings, the sizes of components may be exaggerated for clarity.
It is understood that when an element or layer is referred to as being "on," "connected to," or "coupled to" another element or layer, it can be directly on, connected to, or coupled to the other element or layer or intervening elements or layers that may be present. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
The subject matter of example aspects, as disclosed herein, is described with specificity to meet statutory requirements. However, the description itself is not intended to limit the scope of this disclosure. Rather, the inventor/inventors have contemplated that the claimed subject matter might also be embodied in other ways, to include different features or combinations of features similar to the ones described in this document, in conjunction with other technologies. Generally, the various aspects including the example aspects relate to a switched capacitor multi-level inverter topology with double boosting ability.
Accordingly, there remains a need to develop a multilevel inverter that solves the aforementioned problems. Multilevel inverters are devices used in power electronics to convert direct current (DC) power into alternating current (AC) power with multiple voltage levels. These inverters find applications in various fields such as renewable energy systems, motor drives, and power grid interfaces.
FIG. 1 illustrates a schematic view of a multilevel inverter 100 (hereinafter interchangeably referred to and designated as "the inverter 100"), in accordance with an embodiment of the present disclosure. The multilevel inverter 100 provides a 5-level output voltage waveform that is both highly efficient and utilizes less number of semiconductor switches. The multilevel inverter 100 is a switched capacitor based five level multilevel inverter (MLI) that serves the purpose of improving the performance and efficiency of power electronics systems. The multilevel inverter 100 has several advantages that offers over traditional inverters, such as improved voltage levels, reduced harmonics, enhanced efficiency, reduced stress on components, and improve gain. The multilevel inverter 100 can produce output waveforms with more voltage levels than traditional two-level inverters. This allows for better approximation of sinusoidal waveforms, resulting in reduced harmonic distortion and improved overall power quality. The multilevel inverter 100 require use of multiple voltage levels in the output waveform that helps in minimizing harmonic content. Lower harmonic distortion is beneficial for applications where high-quality AC power is required, such as in grid-tied renewable energy systems. The multilevel inverter 100, including switched capacitor-based topologies, can operate at higher efficiency levels compared to traditional inverters. This is particularly important in applications like motor drives and solar inverters, where efficiency is a critical factor. The multilevel inverter 100 has a multilevel approach that distributes the voltage stress across multiple components, reducing the stress on individual devices like power semiconductors. This can lead to increased reliability and longevity of the inverter. The multilevel approach improves voltage at the output of the MLIs, it depends on the charging and discharging of the capacitor. This can boost the output voltage of the inverter. In summary, the purpose of inventing a switched capacitor-based five-level MLI is to address the limitations of traditional inverters, offering improved voltage levels, reduced harmonics, enhanced efficiency, reduced stress on components, voltage boosting capabilities, and overall flexibility for diverse applications in power electronic. The multilevel inverter 100 may include a direct current (DC) source 102, a diode 104, and a plurality of switching circuits 106a-106f (hereinafter collectively referred to and designated as "the switching circuits 106" or "the switches 106").
The multilevel inverter 100 may have a 5 level SCDG MLI topology that only need 6 controlled switches, a DC source, a diode, and a capacitor to generate 5 levels. A cascaded MLI requires 2 DC sources and 8 controlled switches for 5-level. The multilevel inverter 100 requires fewer components e.g., 6 switches, 1 diode, and 1 capacitor to provide 5-Level voltage output. The multilevel inverter 100 further has a boosting capability to increase the voltage. The multilevel inverter 100 has a two times gain. The multilevel inverter 100 has a simple control operation because the proposed topology is the combination of main and complementary switches, so the switching logic of the main switches is needed and a reverse switching pulse is given to complimentary switches, to perform control operation. The topology associated with the multilevel inverter 100 has the self-balance capability to maintain a constant voltage across the capacitor so it has no sensor required.
The DC source 102 may be configured to provide an input DC voltage such that a DC current flows in the multilevel inverter 100. The diode 104 may be configured to facilitate flow of the DC current in one direction in the multilevel inverter 100. The switching circuits 106 may be configured in the multilevel inverter 100. A pair of switching circuits from the plurality of switching circuits 106 are configured to operate in a complementary pattern. The plurality of switching circuits 106 regulates flow of the DC current in the multilevel inverter 100.
In some embodiments of the present disclosure, the multilevel inverter 100 further comprising a capacitor 108. The capacitance associated with the capacitor 108 comprising a value of 1000 microfarads (µF).
In some embodiments of the present disclosure, a voltage associated with the DC source 102 lies in a range of 60 Volts to 100 Volts.
In some embodiments of the present disclosure, the plurality of switching circuits 106 comprising 6 switching circuits.
In some embodiments of the present disclosure, each switching circuit of the plurality of switching circuits 106 is an Insulated Gate Bipolar Transistor (IGBT).
In some embodiments of the present disclosure, the plurality of switching circuits 106 are configured to facilitate the multilevel inverter 100 to exhibit 5 different switching modes.
FIG. 2 illustrates various modes 200 of operation of the 5 level SCDG MLI topology of the multilevel inverter 100, in accordance with an embodiment of the present disclosure. The multilevel inverter 100 may be configured to switch between different switching modes or states to produce the 5-level output voltage waveform. The current path is shown with a dotted line for each mode, whereas the red dotted line indicates charging current and the green dotted line indicates load current. Table 1 summarises the capacitor mode of charging and discharging for each output voltage level, whereas 'C' and 'D' denote Charging and Discharging respectively. The charging of the capacitor only occurs in the 'ON' state of the 'T2' switch and the forward bias condition of the diode (D) whereas the capacitor is in discharging mode in +2Vdc & -2Vdc voltage level generation. Both DC source and Capacitor are used to generate +2Vdc & -2Vdc level by using T1, T3, T6 & T1, T5, T4 respectively.
T1 T2 T3 T4 T5 T6 LEVEL Mode of Capacitor
1 0 1 0 0 1 +2Vdc D
0 1 1 0 0 1 +Vdc C
0 1 0 1 0 1 0 C
0 1 0 1 1 0 -Vdc C
1 0 0 1 1 0 -2Vdc D
Table 1
FIG. 3 shows the waveform 300 of four carrier waves and one reference wave for the IPD-PWM control technique, in accordance with an embodiment of the present disclosure. There are various modulation strategies available for controlling the proposed multilevel inverters such as space vector pulse width modulation (SVPWM), selective harmonic elimination (SHE), carrier phase-shifted pulse width modulation (CPS-PWM) and level-shifted pulse width modulation (LS-PWM). There are three types of LS-PWM techniques are used. Among those for easiness, the in-phase disposition PWM (IPD-PWM) technique is used to generate the gate pulse for a proposed inverter. In CHB-MLI, for n-level inverters, it required n-1 carrier waves. Fig 3 shows the waveform of four carrier waves and one reference wave for the IPD-PWM control technique. Four carrier waveforms are stacked on top of one another with the value of identical amplitude and frequency in comparison with the sinusoidal reference wave. Then control logic is generated for all the five switching states. The switching circuits 106 of the inverter 100 work in a complementary manner i.e. T3 & T6, T4 & T5, and T1 & T2. Hence, a dead time must have been provided for complementary switches in practice in order to prevent damage. The amplitude of the reference wave determines the modulation index (M) in the case of IPD-PWM. The modulation index's range is . When the output is three levels and when the output is five levels. Due to frequent charging and discharging in the capacitor 108 voltage ripple may occur. If the ripple across the capacitor is very high, the output waveform will be affected. Hence, choosing the appropriate value of the capacitor 108 is essential for the proposed inverter. All the switching states (charging and discharging) of the capacitor 108 are shown in FIG. 2. When the output voltage of an inverter is (in a positive half cycle), there is a discharging interval in a capacitor. Further, the negative half cycle also has an equal discharge duration. From FIG. 3, a phase angle may be expressed by below equation: -
(2)
Thus, the highest discharge capacity of the capacitor can be determined by the below equation: -
(3)
Where, is the discharging current and is the load voltage frequency. As shown in Fig. 3, the load voltage changes from to during the period .Calculating the duty ratios by the below equation: -
(4)
(5)
Because of the quarter symmetrical load voltage of an inverter, the duty cycle D2 is the same in both half cycles of an inverter. The waveform of load voltage and load current will be stepwise in case of resistive load (R). When the load voltage is , the capacitor discharging current flowing through the load is . Similarly, When the load voltage is , the capacitor discharging current flowing through the load is As a result, the capacitor's highest discharging quantity can also be computed by below equation: -
(6)
Then, the value of the capacitor can be calculated by the below equation, if the ripple is 10%.
(7)
By considering the safety factor, a 2200 μF capacitor value is selected to allow a 10% voltage ripple.
The inverter 100 may exhibit various kind of power losses, such as, switching loss, conduction loss, and ripple loss. The switching loss may be determined based on charging and discharging of the capacitor 108. The property parasitic capacitor's capacitance is linear and there is some internal resistance is present in switches. When a switch from the switches 106 is ON, a capacitor is short-circuited with the resistance. All the energy stored inside the capacitor is absorbed as heat. The loss between the switching period can be defined as:
(8)
Hence, switching loss can be estimated as: (9)
Where, is the switching frequency.
From FIG. 3 between the time period and , the switches are frequently ON and OFF. Hence, in one cycle the switching changes ( ) can be expressed as:
(10)
From the above equation, switching changes can be calculated.
According to the equation (10), the losses of the switches can be written as:
(11)
The same approach can be extended to additional switches, and switching loss can be estimated as follows:
(12)
(13)
The overall switching loss is: -
(14)
FIG. 4 shows a schematic view 400 of a discharging path of the 5 level SCDG MLI topology of the inverter 100, in accordance with an embodiment of the present disclosure. The conduction loss may occur due to the switches 106, the diode 104, and the capacitor 108 being connected in the inverter 100. The parasitic elements of the circuit are Vin, Vd, Sreq and R are the input voltage, voltage drop across the diode, and equivalent resistances of switch and load resistance respectively. Several conditions are used for easy analysis: internal resistances of switches are ron, forward voltage drop Vf, and equivalent series resistance. The conduction loss is:
(15)
Ripple Loss
Due to variation in capacitor voltage, the ripple loss occurs. From Eq. 8, the ripple across capacitors is measured
(16)
Ripple loss of this configuration is
(17)
Using Eqs. 14, 15 and Eq. 17, the overall loss for proposed configuration are derived as follows: (18)
FIG. 5 shows a graphical representation 500 of an output voltage, an input voltage, and a capacitor voltage. The performance of the 5 level SCDG MLI topology may be evaluated under variation of load, frequency, and modulation index under MATLAB Simulink environment. The simulated parameters are mentioned in Table 2. The simulation results e.g. output voltage, input voltage, and DC-link capacitor voltage are shown in FIG. 5.
Parameter Nominal Value
Vin 50 V/100 V
R - load 40 Ω
L - load 30mH
Modulation index 0.9 /0.4
Output frequency 50 Hz/100Hz

Table 2
FIG. 6 shows a graphical representation 600 of a load voltage and current value under different loads, in accordance with an embodiment of the present disclosure. The 5 level SCDG MLI topology may be evaluated under different load conditions. The simulated result as shown in Fig.6 is presented. Initially, no load condition, then after a time t = 0.03s resistive load is added. The result gives satisfactory output under MI = 0.9. The waveform is also measured under RL load condition, at t = 0.07s an inductive load is incorporated with the resistive circuit. The current still follows the load voltage i.e. satisfactory performance.
FIG. 7 shows a graphical representation 700 of a load voltage and current value under different value of MI, in accordance with an embodiment of the present disclosure. The modulation index is also changed with the same loading condition. Fig. 7 represents load voltage and current waveform under two different MI values. For t = 0 to 0.05 sec duration, the results rae taken with 0.9 MI value, later MI is reduced with value 0.4 after 0.05s, the result reveals satisfactory output i.e. the current is nearly in phase with voltage.
FIG. 8 shows a graphical representation 800 of a load voltage and a current value at 50V and 100 input voltage with MI=0.9, in accordance with an embodiment of the present disclosure. The 5 level SCDG MLI topology may be verified with two different input sources. The result as shown in Fig 8 may be obtained with 50V and 100V under the same loading condition with MI =0.9. Initially, the results are collected with a 50V DC supply for t=0 to 0.05s, and then input source value changes to 100V. The satisfactory results as presented in FIG. 8 are obtained under change of supply transient condition.
FIG. 9 shows a graphical representation 900 of a capacitor voltage and current, in accordance with an embodiment of the present disclosure. The capacitor voltage and current are measured as shown in FIG. 9 by using setup data as listed in Table 7. The capacitor maintains 60 V which is equal to the input DC voltage.
Parameter Values
Vin 60 V/100V
RL-Load 40 Ω + 30mH
fo 50Hz
fs 5kHz
Dead time 2.5µs
Optocoupler-based driver circuit TLP250
DSP TMS320F28335
IGBT Switch CT-60AM
Table 3
FIG. 10 shows a block diagram of an apparatus 1000, in accordance with an embodiment of the present disclosure. The apparatus 1000 may include the multilevel inverter 100 of FIG. 1. The DC source 102 may be configured to provide an input DC voltage such that a DC current flows in the multilevel inverter 100. The diode 104 may be configured to facilitate flow of the DC current in one direction in the multilevel inverter 100. The switching circuits 106 may be configured in the multilevel inverter 100. A pair of switching circuits from the plurality of switching circuits 106 are configured to operate in a complementary pattern. The plurality of switching circuits 106 regulates flow of the DC current in the multilevel inverter 100. In some embodiments of the present disclosure, each switching circuit of the switching circuits 106 may be an Insulated Gate Bipolar Transistor (IGBT). In some other embodiments of the present disclosure, the plurality of switching circuits 106 may be configured to facilitate the multilevel inverter 100 to exhibit 5 different switching modes. In some embodiments of the present disclosure, the plurality of switching circuits 106 may be configured to operate at 6500 Volts.
In an exemplary implementation,
The following components and descriptions are needed to construct this inverter:
IGBTs: Number of components required- 6: The Insulated Gate Bipolar Transistor (IGBT) combines power MOSFET gate-drive properties with bipolar transistor high current handling and low saturation voltages. IGBTs employ a bipolar power transistor as the switch and an isolated-gate field-effect transistor (FET) for the control input. IGBTs are used in induction heating, traction motor control, and switched-mode power supplies. IGBT modules with many parallel devices can handle hundreds of amps at 6500 volts. IGBTs can handle hundreds of kW loads.
Diodes: Number of components required- 1: A semiconductor diode effectively regulates unidirectional electric current flow. It allows current to flow smoothly in one direction while severely restricting current in the other direction. Forward biassed diodes allow current. A reverse-biased diode blocks electric current, insulating it.
Capacitor: Number of components required- 1: A single capacitor is used with 1000µF.
DC Source: 60 V and 100 V.
DSP: DSP is used to interface between hardware and software. The DSP specification TMS320F28335 is considered for implementation.
The foregoing discussion of the present disclosure has been presented for purposes of illustration and description. It is not intended to limit the present disclosure to the form or forms disclosed herein. In the foregoing Detailed Description, for example, various features of the present disclosure are grouped together in one or more aspects, configurations, or aspects for the purpose of streamlining the disclosure. The features of the aspects, configurations, or aspects may be combined in alternate aspects, configurations, or aspects other than those discussed above. This method of disclosure is not to be interpreted as reflecting an intention the present disclosure requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed aspect, configuration, or aspect. Thus, the following claims are hereby incorporated into this Detailed Description, with each claim standing on its own as a separate aspect of the present disclosure.
Moreover, though the description of the present disclosure has included description of one or more aspects, configurations, or aspects and certain variations and modifications, other variations, combinations, and modifications are within the scope of the present disclosure, e.g., as may be within the skill and knowledge of those in the art, after understanding the present disclosure. It is intended to obtain rights which include alternative aspects, configurations, or aspects to the extent permitted, including alternate, interchangeable and/or equivalent structures, functions, ranges or steps to those claimed, whether or not such alternate, interchangeable and/or equivalent structures, functions, ranges or steps are disclosed herein, and without intending to publicly dedicate any patentable subject matter.  
, Claims:1. A multilevel inverter (100) comprising:
a direct current (DC) source (102) configured to provide an input DC voltage such that a DC current flows in the multilevel inverter (100);
a diode (104) configured to facilitate flow of the DC current in one direction in the multilevel inverter (100); and
a plurality of switching circuits (106a-106f) configured in the multilevel inverter (100) such that a pair of switching circuits from the plurality of switching circuits (106a-106f) are configured to operate in a complementary pattern, wherein the plurality of switching circuits (106a-106f) regulates flow of the DC current in the multilevel inverter (100).

2. The multilevel inverter (100) as claimed in claim 1, further comprising a capacitor (108), wherein capacitance associated with the capacitor (108) comprising a value of 1000 microfarads (µF).

3. The multilevel inverter (100) as claimed in claim 1, wherein a voltage associated with the DC source (102) lies in a range of 60 Volts to 100 Volts.

4. The multilevel inverter (100) as claimed in claim 1, wherein the plurality of switching circuits (106a-106f) comprising 6 switching circuits.

5. The multilevel inverter (100) as claimed in claim 1, wherein each switching circuit of the plurality of switching circuits (106a-106f) is an Insulated Gate Bipolar Transistor (IGBT).

6. The multilevel inverter (100) as claimed in claim 1, wherein the plurality of switching circuits (106a-106f) are configured to facilitate the multilevel inverter (100) to exhibit 5 different switching modes.

7. An apparatus (1000) comprising:
a multilevel inverter (100) comprising:
a direct current (DC) source (102) configured to provide an input DC voltage such that a DC current flows in the multilevel inverter (100);
a diode (104) configured to facilitate flow of the DC current in one direction in the multilevel inverter (100); and
a plurality of switching circuits (106a-106f) configured in the multilevel inverter (100) such that a pair of switching circuits from the plurality of switching circuits (106a-106f) are configured to operate in a complementary pattern, wherein the plurality of switching circuits (106a-106f) regulates flow the DC current in the multilevel inverter (100).

8. The apparatus (1000) as claimed in claim 7, wherein each switching circuit of the plurality of switching circuits (106a-106f) is an Insulated Gate Bipolar Transistor (IGBT).

9. The apparatus (1000) as claimed in claim 7, wherein the plurality of switching circuits (106a-106f) are configured to facilitate the multilevel inverter (100) to exhibit 5 different switching modes.

10. The apparatus (1000) as claimed in claim 7, wherein each switching circuit of the plurality of switching circuits (106a-106f) are configured to operate at 6500 Volts.

Documents