Consult an Expert
Trademark
Design Registration
Consult an Expert
Trademark
Copyright
Patent
Infringement
Design Registration
More
Consult an Expert
Consult an Expert
Trademark
Design Registration
Login
Patent search/
A ROUTING LAYER FOR MITIGATING STRESS IN A SEMICONDUCTOR DIE
Patent Search in India
Extensive patent search conducted by a registered patent agent
Patent search done by experts in under 48hrs
₹999
₹399
Talk to expert
Abstract
Information
Inventors
Applicants
Specification
Documents
A ROUTING LAYER FOR MITIGATING STRESS IN A SEMICONDUCTOR DIE
PCT NATIONAL PHASE APPLICATION
Published
Filed on 18 November 2013
Patent Information
| Application ID | 9895/DELNP/2013 |
| Date of Application | 18/11/2013 |
Documents
| Name | Date |
|---|---|
| 9895-delnp-2013-Correspondence-Others-(05-05-2014).pdf | 05/05/2014 |
| 9895-delnp-2013-Form-1-(05-05-2014).pdf | 05/05/2014 |
| 9895-delnp-2013-Claims-(31-01-2014).pdf | 31/01/2014 |
| 9895-delnp-2013-Correspondence-Others-(31-01-2014).pdf | 31/01/2014 |
| 9895-delnp-2013-Form-13-(31-01-2014).pdf | 31/01/2014 |
| 9895-DELNP-2013.pdf | 10/01/2014 |
| ATI TECHNOLOGIES ULC_GPOA.pdf | 19/11/2013 |
| FORM 3.pdf | 19/11/2013 |
| FORM 5.pdf | 19/11/2013 |
